Implementation Process of Performance Optimization and Power Reduction in RISC-V Processors
Keywords:
RISC-V Architecture, Performance Optimization, Power Reduction, Low-Power Design.Abstract
The modularity, adaptability, and customizability of RISC-V, an open-source Instruction SetArchitecture (ISA), have drawn a lot of interest from a variety of application domains,including high-performance computing and embedded systems.
References
A. Topalov, T. Styslo, V. Tkach, V. Peschanenko, O. Styslo and R. Skrypyuk, "Evaluation of the Energy Efficiency of Software Calculations in the Design of Microcontroller Devices," 2024 IEEE 17th International Conference on Advanced Trends in Radioelectronics, Telecommunications and Computer Engineering (TCSET), Lviv, Ukraine, 2024, pp. 478-481, doi: 10.1109/TCSET64720.2024.10755878.
K. P. Lee, C.W. Chng, D.L. Tong, K. L. Tseu, “Optimizing Energy Consumption on Smart Home Task Scheduling using Particle Swarm Optimization,”. Procedia Computer Science, 2023, vol. 220, pp. 195–201. doi: 10.1016/j.procs.2023.03.027.
