High-Speed and Power-Efficient MAC Unit Design Using Sequential Finite-Field Multiplier for Advanced DSP Applications
Keywords:
Multiply and Accumulate unit, Digital signal processors, Sequential Finite-Field Multiplier, High-Speed Processing, Pipelined Adder.Abstract
Increased processing power is constantly needed by digital signal processors (DSPs), especially when it comes to combining CPU cores into a single integrated circuit. Convolution, transformation,correlation, filtering, and other processes that mostly rely on multiplication and repetitive addition are all made possible by DSPs. In DSPs, the Multiply and Accumulate unit (MAC) is crucial, and high performance procedures are required within this unit. DSP algorithms rely significantly on the MAC's speed performance.
References
Sahu, Ajay Kumar, et al. "VLSI design techniques for low power MAC unit: A review." AIP Conference Proceedings. Vol. 2358. No. 1. AIP Publishing LLC, 2021.
Rishi Kiran, E., Swathi Vangala, and J. V. R. Ravindra. "Peram: ultra power efficient array multiplier using reversible logic for high-performance mac." Inventive Communication and Computational Technologies: Proceedings of ICICCT 2020. Springer Singapore, 2021.
Gunasekaran, K., et al. "Design Of 4-Bit Multiplier Accumulator Unit By Using Reversible Logic Gates In Peres Logic." European Journal Of Molecular & Clinical Medicine 7.09 (2022): 2020.
