Dr.P.Suneel Kumar,Dr.A.Nagarjuna Reddy,Dr Md Nazmoddin,Dr. P.Avinash. Verilog HDL-Based Design of a 16-Byte Asynchronous FIFO with Gray-Code Synchronization for Real-Time Systems. Journal of Computational Analysis and Applications (JoCAAA) [Internet]. 2025 Oct. 15 [cited 2026 Oct. 15];34(10):539-48. Available from: https://eudoxuspress.com/index.php/pub/article/view/5894