Kailash Sinha, P. Venkatesh, Sk Ahmed Pasha. OPTIMIZED 64-BIT RADIX-16 BOOTH MULTIPLIER WITH ENHANCED PARTIAL PRODUCT REDUCTION FOR HIGH PERFORMANCE COMPUTING. Journal of Computational Analysis and Applications (JoCAAA) [Internet]. 2024 Feb. 10 [cited 2025 Apr. 3];32(2):77-84. Available from: https://eudoxuspress.com/index.php/pub/article/view/2062