Sk Ahmed Pasha, D. Sumalatha, A. Venu Gopal. High-Performance Vedic Multiplier with Modified HSCG-SCG Adder for Low-Power and High-Speed Arithmetic Processing . Journal of Computational Analysis and Applications (JoCAAA) [Internet]. 2023 Jan. 20 [cited 2026 Aug. 23];31(1):248-56. Available from: https://eudoxuspress.com/index.php/pub/article/view/2046