Pawan Kumar Singh. “Scaling Gate-All-Around (GAA) Transistor Architectures for Sub-2nm AI Accelerators Using Atomically Thin 2D Materials ”. Journal of Computational Analysis and Applications (JoCAAA) 33, no. 08 (November 20, 2024): 9338–9350. Accessed October 15, 2026. https://eudoxuspress.com/index.php/pub/article/view/5713.