Sk Ahmed Pasha, D. Sumalatha, A. Venu Gopal. “High-Performance Vedic Multiplier With Modified HSCG-SCG Adder for Low-Power and High-Speed Arithmetic Processing ”. Journal of Computational Analysis and Applications (JoCAAA) 31, no. 1 (January 20, 2023): 248–256. Accessed August 22, 2026. https://eudoxuspress.com/index.php/pub/article/view/2046.