Pawan Kumar Singh. “Scaling Gate-All-Around (GAA) Transistor Architectures for Sub-2nm AI Accelerators Using Atomically Thin 2D Materials ”. Journal of Computational Analysis and Applications (JoCAAA), vol. 33, no. 08, Nov. 2024, pp. 9338-50, https://eudoxuspress.com/index.php/pub/article/view/5713.