Dr.S.JAGADEESH, DODDA AKSHARA , ANANTHARAM SAI SREEJA, JANUPALA AKSHAYA. “EMPOWERING ULTRA LOW POWER WITH RISC – V ISA EXTENSION USING REVERSIBLE LOGIC GATES FOR IOT DEVICES ”. Journal of Computational Analysis and Applications (JoCAAA), vol. 33, no. 2, Mar. 2024, pp. 1385-92, https://eudoxuspress.com/index.php/pub/article/view/2540.