Sk Ahmed Pasha, D. Sumalatha, A. Venu Gopal. “High-Performance Vedic Multiplier With Modified HSCG-SCG Adder for Low-Power and High-Speed Arithmetic Processing ”. Journal of Computational Analysis and Applications (JoCAAA), vol. 31, no. 1, Jan. 2023, pp. 248-56, https://eudoxuspress.com/index.php/pub/article/view/2046.