Dr.S.JAGADEESH, DODDA AKSHARA , ANANTHARAM SAI SREEJA, JANUPALA AKSHAYA, “EMPOWERING ULTRA LOW POWER WITH RISC – V ISA EXTENSION USING REVERSIBLE LOGIC GATES FOR IOT DEVICES ”, Journal of Computational Analysis and Applications (JoCAAA), vol. 33, no. 2, pp. 1385–1392, Mar. 2024.