Kailash Sinha, P. Venkatesh, Sk Ahmed Pasha, “OPTIMIZED 64-BIT RADIX-16 BOOTH MULTIPLIER WITH ENHANCED PARTIAL PRODUCT REDUCTION FOR HIGH PERFORMANCE COMPUTING”, Journal of Computational Analysis and Applications (JoCAAA), vol. 32, no. 2, pp. 77–84, Feb. 2024.