Sk Ahmed Pasha, D. Sumalatha, A. Venu Gopal, “High-Performance Vedic Multiplier with Modified HSCG-SCG Adder for Low-Power and High-Speed Arithmetic Processing ”, Journal of Computational Analysis and Applications (JoCAAA), vol. 31, no. 1, pp. 248–256, Jan. 2023.