Pawan Kumar Singh (2024) “Scaling Gate-All-Around (GAA) Transistor Architectures for Sub-2nm AI Accelerators Using Atomically Thin 2D Materials ”, Journal of Computational Analysis and Applications (JoCAAA), 33(08), pp. 9338–9350. Available at: https://eudoxuspress.com/index.php/pub/article/view/5713 (Accessed: 15 October 2026).