Dr.P.Suneel Kumar,Dr.A.Nagarjuna Reddy,Dr Md Nazmoddin,Dr. P.Avinash. (2025). Verilog HDL-Based Design of a 16-Byte Asynchronous FIFO with Gray-Code Synchronization for Real-Time Systems. Journal of Computational Analysis and Applications (JoCAAA), 34(10), 539–548. Retrieved from https://eudoxuspress.com/index.php/pub/article/view/5894