Dr.S.JAGADEESH, DODDA AKSHARA , ANANTHARAM SAI SREEJA, JANUPALA AKSHAYA. (2024). EMPOWERING ULTRA LOW POWER WITH RISC – V ISA EXTENSION USING REVERSIBLE LOGIC GATES FOR IOT DEVICES . Journal of Computational Analysis and Applications (JoCAAA), 33(2), 1385–1392. Retrieved from https://eudoxuspress.com/index.php/pub/article/view/2540