(1)
Dr.P.Suneel Kumar,Dr.A.Nagarjuna Reddy,Dr Md Nazmoddin,Dr. P.Avinash. Verilog HDL-Based Design of a 16-Byte Asynchronous FIFO With Gray-Code Synchronization for Real-Time Systems. Journal of Computational Analysis and Applications (JoCAAA) 2025, 34, 539-548.