(1)
Pawan Kumar Singh. Scaling Gate-All-Around (GAA) Transistor Architectures for Sub-2nm AI Accelerators Using Atomically Thin 2D Materials . Journal of Computational Analysis and Applications (JoCAAA) 2024, 33, 9338-9350.