Dr.P.Suneel Kumar,Dr.A.Nagarjuna Reddy,Dr Md Nazmoddin,Dr. P.Avinash 2025. Verilog HDL-Based Design of a 16-Byte Asynchronous FIFO with Gray-Code Synchronization for Real-Time Systems. Journal of Computational Analysis and Applications (JoCAAA). 34, 10 (Oct. 2025), 539–548.