Kailash Sinha, P. Venkatesh, Sk Ahmed Pasha 2024. OPTIMIZED 64-BIT RADIX-16 BOOTH MULTIPLIER WITH ENHANCED PARTIAL PRODUCT REDUCTION FOR HIGH PERFORMANCE COMPUTING. Journal of Computational Analysis and Applications (JoCAAA). 32, 2 (Feb. 2024), 77–84.