Design of Non Strobe Regenerative Sense Amplifiers for Low Power Application using at 45nm CMOS Technology

Thakurendra Singh1, Vinay Kumar Tomar²

¹Ph.D Student, Deptt of ECE, GLA University,Mathura, India, Email: tsolankirbs01@gmail.com ²Professor, Deptt of ECE, GLA University,Mathura, India, Email: vinay.tomar@gla.ac.in

ABSTRACT

In this paper introduces a novel sense amplifier to meet the demand of memory in the in a memory cell. To overcome the latency of sensing techniques in memory systems, a new sense amplifier (SA) is required for low power applications. SRAM outperforms all other types of memory, including volatile memory. The sensing latency is analyzed with C bit line and power delivery variations in mind. On the basis of area, power, and delay, the design of a sense amplifier was evaluated. In this paper a high-density SRAMs employ aggressively small bit-cells that are prone to extreme fluctuation, resulting in poorer read SNM and read-current. Furthermore, uncertainty in strobe timing and sense-amplifier offset limit array performance. This paper a non strobe regenerative sense-amplifier that addresses all of these performance issues: Simple offset compensation, in particular, reduces variation susceptibility while putting minimum load on high-speed nodes. Influence, and later, ultimate execution of recollection, rises. The designed is implemented in 45nm CMOS technology using Cadence virtuso EDA tools.

Keywords: Sense Amplifier, High density RAM, NSR-SA, Low Power Application

1. INTRODUCTION

A memory device is made up of a number of cells that are made up of CMOS structures. To boost readaccess speeds, a non-strobe regenerative sense-amplifier (NSR-SA) is linked to the cells and applies offset compensation while avoiding strobe timing ambiguity. The research and comparison of the three singleended sensing techniques reveals that the switching pMOS sense amplifier performs better while consuming significantly less sensing power[1][2]. In contrast, a typical current-mirror sense amplifier may waste too much power[2][3]. This advancement is due to the unique drive that stems from the reduction of the base component size in order to reduce the chip zone. By reducing the size of the transistor, more circuit segments can be accommodated on a single chip zone, lowering the cost. Similarly, smaller geometry typically reduces parasitic capacitances, implying faster working speeds and lower control use[4][5]. The results show that Positive BTI (PBTI) has a lower influence on sense amplifier sensing latency than Negative BTI (NBTI). Furthermore, sensing latency increases across all process corners when supply voltage (VDD) falls and temperature rises. For the variability and reliability investigation of sensing latency, a surrogate model was constructed using machine learning[6] [7][8]. To evaluate the performance of the Sense Amplifier, 45 nm and 32 nm technologies are employed. First time, a new reliability-tolerant sense amplifier with a speed-up design is proposed to improve the PBTIdominated sensing delay of the UTB GeOI sense amplifier [9][10]. Sense amplifiers are one of the most significant circuits in the CMOS memory's peripheral, and they play an important role in reducing total sensing delay and voltage[11][12].In existing system of voltage mode sense amplifiers sensed the voltage difference between bit and bit lines bar, but as memory size increases, so do the Cb and Cd capacitance [13][14][15][16].

2. Background and Related Work

Chandras et al. (2017) proposed new sensing amplifier that takes centre stage in which memory has accessed for the (RD) reading operation. The goal of enhancing memory cell writing and reading stability while also offering a different path for data reading. [1].Lai et al. (2008) designed latch-type sense due to excessive manufacturing variation. Verma et al.(2009) designed offset compensation minimizes sensitivity to variation while putting minimum pressure on high-speed nodes, as detailed in a senseamplifier performance degradation[3].Sachdeva et al.(2021) execution affects the get to time and power dispersal of memory, and thus the execution of memory advances by reducing the detecting deferral and power usage of sense speaker. Because the bulk of memory-related processes are read-only, this results in a significant reduction in the overall power distributed by the memory. Furthermore, because sense intensifiers scatter a large quantity of short out power rather than the dynamic power disseminated by the cell, significant power is saved [4]. Sachdeva et al. (2021) Variability and dependability have emerged as important issues in the nanoscale era. Both cause variations in transistor characteristics, which in turn affect performance parameters. The SRAM sense amplifiers at various process corners, as well as the variability effect in 45nm technology. Johri et al. (2016) This study describes a CMOS sensing amplifier architecture and comprehensive FFT analysis. Sense amplifiers, in conjunction with semiconductor memories [6].Pathrikar et al. (2016) used VLSI technology to create a quicker and more power-efficient sense amplifier for CMOS SRAM cell [7].Agrawal et al.(2018) designed low power reduction techniques such as footer stack, MTCMOS (Multi-Threshold CMOS) and varies low power topology [8]. Dutta et al. (2020) showed a highly sensitive sensing amplifier with a very small offset voltage, negligible static current, with low kickback noise for static random access memory (SRAM). [9].Sahu et al. (2016) proposed a novel design for an analog-to-digital converter (ADC) built-in self test (BIST) system employing the code-width technique [10].Elaakhdar et al.(2018) The essential benchmark performance parameters for time domain sensing in state-of-the-art time-continuous sense amplifiers are presented, compared, and analysed in this article [11].Hu et al.(2017) high threshold voltage design for UTB GeOI 6T SRAM cells significantly lowers NBTI and PBTI-induced read with hold static noise margin degradations [12]. Lee et al. (2011) suggested approach takes advantage of the power drop phenomenon in the sense amplifier driving line to reduce the amplitude of data-pattern-dependent sensing noise by 81.5 percent [13].Hassan et al. (2014) described 8T SRAM with various types of sense amplifiers. [14]. Surkar et al. (2019) shown that adopting current mode signal conveying techniques rather than voltage mode signal transporting techniques can increase speed. [15]. Ryan et al. (2021) resulted that of a comparison of three distinct circuit topologies for a very high-gain, very-small-noise current sense amplifier (CSA) for use in era of remote sensing applications [16].

3. Problem Identification

 The variation source the temporal order of the proposed sense-amplifier strobe light signal had not track well with memory read-path throughout in operation of memory, which is a severe drawback.

Figure 1. High-density SRAMs

4. Proposed Methods

4.1 Regenerative Sense-Amplifier Without Strobes (Nsr-Sa)

The Non strobed regenerative sense-amplifier is illustrated in Fig. 3 addresses the constraints here .There is cascaded inverters INV1 and INV2 that produce an amplification through self-biased for high gain via feedback switches. As a result, the new sense type has a very high positive-feedback gain. However, a significant characteristic is that proposed regeneration will not require an external enable or strobe signal, overcoming the substantial tracking uncertainty outlined Instead, the ideal DC transfer function, depicted in Fig. 3. Furthermore, because it is generated implicitly by the initial auto-zeroing, it is relatively stable despite change, and its precise value can be chosen by design.

Figure 3. Schematic and ideal transfer function of NSR-SA

Figure 4. Transister level design of a non-strobe regenerative sensing amplifier (NSR-SA)

5. Operation of regenerative sense amplifier

This regenerative sense amplifier worked in two modes . First mode is called reset mode while second mode is called detection mode.

Reset mode : During the reset mode the SRAM bit lines are pre charged and self correcting of offsets with the help of auto zeroing mechanism. In this mode of operation the internal nodes became pre charged so that the inverter transistors in INV1 and INV2 are biased in high gain region. This start the transistor MN3 in this way that its positive gain is very small. This time is very low. The switches S_{AZ} becomes turn on while feedback S_{REG} became switched off during this mode. The input node and out put port (MN4) are pre-charged in reset mode.

Detection Mode: During this mode, reset has been initiated. The discharge of bit line must be observed. First consideration in this case, the bit lines must be at high level i.e. logic "1".Hence all bit lines will remain logic "1".Therefore all voltage in internal side maintained at their reverse bias value. This circuit consist of negative feedback at this instant ,the Saz switchs are opened and maintained constant even if the charge injection error develop by the Saz switches. When the switches SREG are closed, the MN3 and MN4 turn switch on. The V_{GS} of these transistor is very small so the output carry the QB equal to zero. The Fig 5 represent high out put as input low represented by dotted lines.

Figure 5. Operations of NSR-SA schematic when all input are Low

Figure 6. Operations of NSR-SA schematic when RSTB input is high and Input is Low

When both RSTB and RATB signal are at high level represented by red colour and input is low as in figure 6 , the corresponding output is low as per represented by LED on output side. The W/L ratio of transistor is maintained at 1:1 and 1:2 ratios as per mention in figure 6.

Figure 7. Non-strobe NSR-SA schematic and ideal transfer function

When both RSTB and RATB signal are at high level represented by red colour and input is high as in figure 7 , the corresponding output is again low as per represented by LED on output side. The W/L ratio of transistor is maintained at 1:1 and 1:2 ratios as per mention in figure 7.

Figure 8. Operation of Non-strobe NSR-SA schematic when input is High

When both RSTB and RATB signal are at low level represented by colorless and input is at high logic as shown in figure 8 , the corresponding output is high as per represented by on LED output side. The W/L ratio of transistor is maintained at 1:1 and 1:2 ratios as per mention in figure 8.

6. RESULTS AND DISCUSSION

The simulation have been done on cadence software at 45 nm technology node with GDPK file. The simulated output is represented is depicted in figure 9.

The chip layout of proposed regenerative sense amplifier is mention in figure 10.The 3D layout is also represented in figure 11 for this amplifier. The wave form for this regenerative sense amplifier is mention the various parameters like status of BL , word line, PRE set level, RST level. These signal is depicted in figure 12.The small signal difference is sensed by this amplifier ,Therefore this sense amplifier is very use

full in low power application. The future scope is quite good in new generation of electronic world. Finally, The comparison of performance in various sense amplifier is also shown in figure 13.

Figure 10. Chip Layout of Non-strobe regenerative sense-amplifier

Figure 11. 3D Layout of Non-strobe regenerative sense-amplifier

Figure 12. ideal transfer function and waveform of a non-strobe regenerative sense amplifier

5.1 Highlights of this works

- Performance comparisons of non-strobe regenerative sense-amplifier (NSR-SA) schematic are shown by figure 13 in which access time title having more improvements
- Non-strobe regenerative sense-amplifier (NSR-SA) idol wave form schematic and ideal transfer function shows in figure 12.
- 3D Layout of Non-strobe regenerative sense-amplifier schematic shows in figure 11.
- Chip Layout of Non-strobe regenerative sense-amplifier schematic shows in figure 10.
- Simulation of Non-strobe regenerative sense-amplifier schematic shows in in Figure 9.
- Operation of Non-strobe regenerative sense-amplifier schematic when input is High.
- Operation of Non-strobe regenerative sense-amplifier schematic when input is High shown in figure 10)
- The Non-strobe regenerative sense-amplifier schematic and ideal transfer function in above function. Schematic of Non-strobe regenerative sense-amplifier by Figure 4**.**
- Operating non-strobe regenerative sense-amplifier is shows in figure 5, 6, 7 and 8.

Figure 13. Performance Comparisons of Non-strobe regenerative sense-amplifier (NSR-SA) schematic

The latest technology used in this method is 45nm CMOS .In proposed sense amplifier the cell size, area is reduce significantly compare to ref. [3] and ref. [9].Figure 13 shows that the min and max access time is improved in the proposed work. The most importantly the power consumption gets reduced drastically.

7. CONCLUSION

The objective of novel non strobe sense amplifier has successfully design using 45nm CMOS technology in cadence amplifier. As result shows that high-density SRAMs are crucial for low power applications and devices. In this proposed design density 0.25 m of SRAM sense amplifier in low-power 45 nm CMOS is integrated with an offset compensating with self-regenerating sense-amplifier. The sense-amplifier maintains good stability and offset null. Furthermore, the reliable internal voltage references are used to self-trigger regenerate without relying on an external strobe-path, which eliminates the related timing ambiguity. Compare to existing work our proposed system MIN and MAX access time and power consumption has been improved significantly.

REFERENCES

- [1] A. Chandras and V. S. K. Bhaaskaran, "Sensing schemes of sense amplifier for single-ended SRAM," 2017 International Conference on Nextgen Electronic Technologies: Silicon to Software (ICNETS2), 2017, pp. 379-384, doi: 10.1109/ICNETS2.2017.8067964.
- [2] Y. Lai and S. Huang, "A Resilient and Power-Efficient Automatic-Power-Down Sense Amplifier for SRAM Design," in IEEE Transactions on Circuits and Systems II: Express Briefs, vol. 55, no. 10, pp. 1031-1035, Oct. 2008, doi: 10.1109/TCSII.2008.926797.
- [3] N. Verma and A. P. Chandrakasan, "A High-Density 45 nm SRAM Using Small-Signal Non-Strobed Regenerative Sensing," in IEEE Journal of Solid-State Circuits, vol. 44, no. 1, pp. 163-173, Jan. 2009, doi: 10.1109/JSSC.2008.2006428.
- [4] M. R. Suma, P. Madhumathy and S. B. Kumar, "Analysis of sense amplifier circuits in nanometer technologies," 2017 Fourth International Conference on Signal Processing, Communication and Networking (ICSCN), 2017, pp. 1-4, doi: 10.1109/ICSCN.2017.8085666.
- [5] S. Khandelwal, J. Meena, L. Garg and D. Boolchandani, "Variability and reliability aware surrogate model for sensing delay analysis of SRAM sense amplifier," 2016 20th International Symposium on VLSI Design and Test (VDAT), 2016, pp. 1-6, doi: 10.1109/ISVDAT.2016.8064839.
- [6] S. Johri, O. Singh and A. Johari, "Design, simulation and FFT analysis of Sense amplifiers for DRAM Memories using C5 process for CMOS," 2016 IEEE Students' Conference on Electrical, Electronics and Computer Science (SCEECS), 2016, pp. 1-6, doi: 10.1109/SCEECS.2016.7509350.
- [7] A. K. Pathrikar and R. S. Deshpande, "Design of faster & power efficient sense amplifier using VLSI technology," 2016 IEEE International Conference on Advances in Electronics, Communication and Computer Technology (ICAECCT), 2016, pp. 358-361, doi: 10.1109/ICAECCT.2016.7942613.
- [8] R. Agrawal and V. K. Tomar, "Implementation and Analysis of Low Power Reduction Techniques in Sense Amplifier," 2018 Second International Conference on Electronics, Communication and Aerospace Technology (ICECA), 2018, pp. 439-444, doi: 10.1109/ICECA.2018.8474703.
- [9] P. P. Dutta, A. M. B and S. Mondal, "An 18 mV Offset, 193 ps Sensing Delay, and Low Static Current Sense Amplifier for SRAM," 2020 24th International Symposium on VLSI Design and Test (VDAT), 2020, pp. 1-4, doi: 10.1109/VDAT50263.2020.9190486.
- [10] Y. Tembhre and A. K. Sahu, "Testing of an 8-bit Sigma Delta ADC Based on Code Width Technique Using 45nm Technology," 2016 International Conference on Micro-Electronics and Telecommunication Engineering (ICMETE), 2016, pp. 416-420, doi: 10.1109/ICMETE.2016.27.
- [11] M. Elaakhdar, I. Adly and H. Ragai, "High Performance Time-Continuous Differential Sense Amplifier in Time Domain Sensing with 28 nm Technology for Automotive Applications," 2018 International Conference on Computing, Electronics & Communications Engineering (iCCECE), 2018, pp. 262-265, doi: 10.1109/iCCECOME.2018.8659089.
- [12] V. P. Hu, "Reliability-Tolerant Design for Ultra-Thin-Body GeOI 6T SRAM Cell and Sense Amplifier," in IEEE Journal of the Electron Devices Society, vol. 5, no. 2, pp. 107-111, March 2017, doi: 10.1109/JEDS.2016.2644724.
- [13] M. J. Lee, "A Sensing Noise Compensation Bit Line Sense Amplifier for Low Voltage Applications," in IEEE Journal of Solid-State Circuits, vol. 46, no. 3, pp. 690-694, March 2011, doi: 10.1109/JSSC.2010.2102570.
- [14] S. L. M. Hassan, I. Dayah and I. S. A. Halim, "Comparative study on 8T SRAM with different type of sense amplifier," 2014 IEEE International Conference on Semiconductor Electronics (ICSE2014), 2014, pp. 321-324, doi: 10.1109/SMELEC.2014.6920862.
- [15] A. Surkar and V. Agarwal, "Delay and Power Analysis of Current and Voltage Sense Amplifiers for SRAM at 180nm Technology," 2019 3rd International conference on Electronics, Communication and Aerospace Technology (ICECA), 2019, pp. 1371-1376, doi: 10.1109/ICECA.2019.8822122.
- [16] C. Ryan and D. Foor, "Noise Evaluation of Various High-gain, Very-low-noise Current Sense Amplifier Circuits," 2021 IEEE Aerospace Conference (50100), 2021, pp. 1-6, doi: 10.1109/AERO50100.2021.9438275.
- [17] Ashish Sachdeva and V. K. Tomar, "A Multi-Bit error upset immune 12T SRAM cell for 5G Satellite communications" Wireless Personal Communications. (2021[\)https://doi.org/10.1007/s11277-021-08462-8](https://doi.org/10.1007/s11277-021-08462-8) (2021) (SCIE- Impact factor 1.671)) Publisher: Springer ISSN: 0929-6212
- [18] Vaishali Yadav and V. K. Tomar, "A Low Leakage with enhance write margin 10T SRAM cell for IoT applications" published in oceedings of "International Conference on Micro/Nanoelectronics Devices, Circuits and Systems (MNDCS-2021), National Institute of Technology, Silchar, 30-31 January 2021. pp 201-211 Print ISBN: 978-981-16-3766-7
- [19] Harekrishna Kumar and V.K Tomar, "Simulation and Analysis of schmitt trigger based 9T SRAM cell with expanded noise margin and low power dissipation" published as book chapter in [Advances in](https://link.springer.com/book/10.1007/978-981-16-2911-2) [Communication, Devices and Networking,](https://link.springer.com/book/10.1007/978-981-16-2911-2) pp 341-347 Editors Dr. Sourav Dhar, Prof. Subhas Chandra Mukhopadhyay, Samarendra Nath Sur, Dr. Chuan-Ming Liu , Publisher: Springer Singapore.